

## K1526D Series 9x14 mm, 5.0 Volt, CMOS/TTL, VCXO








- Former Champion Product
- Phase-Locked Loops (PLL's), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/Demodulation






<sup>\*</sup> Above 40 MHz, pull is ±100 ppm or ±80 ppm minimum (no maximum)

.043 [1.09] MAX	ir
	.187 [4.75] MAX.
	4
DENC	TES PIN 1.
.0	18 [0.46] TYP.
	00 [5.08] TYP.

SUGGESTED SOLDER PAD LAYOUT



## **Pin Connections**

PIN	FUNCTION
1	Voltage Control
2	Ground & Gnd Plane
3	Output
4	+Vdd

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes	
	Frequency Range	F	2		40	MHz		
	Operating Temperature	T <sub>A</sub>	(See ord	ering infor	mation)			
	Storage Temperature	Ts	-40		+125	°C		
	Frequency Stability	ΔF/F						
	Overall		Inclusive	of Calibra	ation, Temp	erature,		
			Voltage, Load, and Aging					
	0°C to +70°C			±25 ppm				
	-40°C to +85°C				±50	ppm		
	Aging							
	1 <sup>st</sup> Year		-3		+3	ppm		
	Thereafter (per year)		-1		+1	ppm		
	Pullability/APR		(See ord	(See ordering information)				
is l	Control Voltage	Vc	0.5	2.5	4.5	V		
Specifications	Linearity						Positive Monotonic Slope	
Ę	2.000 to 33.000 MHz				5	%		
<u>5</u>	33.001 to 160.000 MHz				10	%		
જ્વ	Modulation Bandwidth	fm	20			KHz	±3dB	
평	Input Impedance	Zin	50k			Ohms	@ 10 kHz	
Electrical	Input Voltage	Vdd	4.5	5.0	5.5	V		
<u></u>	Input Current	ldd			26	mA		
ш	Output Type						HCMOS/TTL	
	Load		5 TTL or 15 pF HCMOS			See Note 1		
	Symmetry (Duty Cycle)						See Note 2	
	TTL & CMOS < 33 MHz		45		55	%		
	CMOS ≥ 33 MHz		40		60	%		
	Logic "1" Level	Voh	4.5			V		
	Logic "0" Level	Vol			0.5	V		
	Output Current				±16	mA		
	Rise/Fall Time	Tr/Tf			4	ns		
	Start up Time				10	ms		
	Phase Jitter @ 26 MHz	φЈ		4		ps RMS	Integrated 12 kHz – 20 MHz	
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier	
	@ 26 MHz	-65	-95	-115	-130	-140	dBc/Hz	
invironmental	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, 1/2 sinewave)						
Je	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)						
틸	Hermeticity	Per MIL-STD-202, Method 112, (1x10-8 atm. cc/s of Helium)  Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)						
美	Thermal Cycle							
<u>.</u>	Solderability	Per EIAJ-S	Per EIAJ-STD-002					

<sup>1.</sup> TTL load – see load circuit diagram #1. HCMOS load – see load circuit diagram #2.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

<sup>2.</sup> Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.



## MtronPTI Lead Free Solder Profile

